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ABSTRACT 
High speed semiconductor lasers are used in optical transceivers for short-reach 
data links. With fast-growing data capacity and traffic in the data centers around the globe, 
faster optical transceivers are demanded. 
A microcavity vertical cavity surface-emitting laser (VCSEL) is able to show a high 
modulation bandwidth as well as single-mode operation; however, because of the small 
oxide aperture (< 3 µm), a microcavity VCSEL shows high resistance and low optical 
power. An 850 nm oxide-confined VCSEL with an aperture ~4 µm is able to show error-
free transmission at 40 Gb/s. With an advanced DBR design for parasitic reduction as well 
as better thermal conduction and a short 0.5-λ cavity with five quantum wells, an 850 nm 
VCSEL is able to demonstrate 57 Gb/s error-free transmission at 25 °C and 50 Gb/s error-
free transmission at 85 °C. 
The dynamic carrier profile in the base of a transistor laser makes it possible to have 
a shorter carrier lifetime than in a diode laser. The first oxide-confined vertical cavity 
transistor laser (VCTL) is realized with a trench oxidation process and a lateral-feeding 
base metal design. To further reduce the excessive emitter series resistance, a VCTL with 
AlGaAs and dielectric distributed Bragg reflector (DBR) is fabricated. Because of the 
mismatch between the cavity design and the quantum well emission, the VCTL is only able 
to show stimulated emission at low temperatures.   
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1. INTRODUCTION 
For semiconductor devices, the carrier recombination is a key process. The minority 
carrier recombination led Bardeen and Brattain to the discovery of the first transistor [1]. 
The carrier recombination in the base is fundamental to the transistor operation. Further 
improvement in emitter injection efficiency in the transistor has led to the development of 
the heterojunction bipolar transistor (HBT). As for semiconductor light-emitting devices, 
the radiative recombination provides the photon source of the optical output. The 
semiconductor coherent light emission was realized in 1962, the diode lasers (DLs) were 
first demonstrated by General Electrics (GE) researchers, Hall with an infrared emission at 
840 nm [2] and Holonyak with a visible emission at 710 nm [3]. Further advanced 
developments such as single and double heterojunction confinement [4, 5], quantum-well 
active region [6, 7], and oxide confinement [8-10] provide the fundamentals for today’s 
semiconductor lasers.   
The first surface-emitting laser was demonstrated by an optically pumped ultrathin 
(< 2 μm) CdSe-based laser [11]. Later, electrically pumped vertical cavity surface-emitting 
lasers (VCSELs) with cavities formed by metal [12] and distributed Bragg reflector (DBR) 
mirrors [13] were demonstrated. Yet, the VCSELs did not result in low threshold compared 
to an edge-emitting diode laser. An important milestone in the development of the 
semiconductor laser was the discovery of AlGaAs native oxide in 1990 [8-10]. The oxide 
provides index contrast for wave guiding and is also electrically insulating. Oxide for 
optical and electrical confinement was first demonstrated in edge-emitting lasers with high-
Al composition layers [14, 15] . Subsequently, the oxide-confined VCSELs with quantum 
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wells (QWs) in the active region were demonstrated with an ultra-low threshold current 
[16-18].  We have demonstrated a high speed and low-threshold VCSEL with an oxide 
aperture ~4 µm and modulation bandwidth of 21.2 GHz and error-free transmission at 40 
Gb/s [19]. 
In 2004, the radiative recombination in the base of an HBT as an output signal was 
realized; thus, the three-port light-emitting transistor was invented [20]. Furthermore, with 
the insertion of QWs in the base and employing the optical cavity, the transistor 
demonstrated the laser operation in the forward-active mode – the transistor laser (TL) [21, 
22]. Because of the tilted charge profile in the base, the recombination lifetime is greatly 
reduced compared to diode lasers [23]. The reduced recombination lifetime can improve 
the intrinsic optical modulation bandwidth of the device and reduce the resonance peak 
amplitude which both are important high speed characteristics. With top and bottom 
AlGaAs DBR mirrors, the first vertical cavity transistor laser (VCTL) was realized in 2012 
[24]. However, due to the lack of confinement, the device did not operate efficiently; light 
was observed underneath the metal contact. As in VCSELs, by further incorporating oxide 
confinement for electrical confinement, the VCTLs are expected to show lower threshold 
and higher modulation bandwidth which are important for energy-efficient data 
transmission applications.   
The goal of our research is to develop high speed VCSELs and apply the 
knowledge, experience, and fabrication skills to further design and fabricate oxide-
confined VCTLs operating at room temperature for energy-efficient data transmission. 
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1.1 Outline of Problem 
As the data traffic and capacity in the data centers continue to grow with the 
popularized of hand-held devices and other on-line services such as video streaming and 
cloud computing, high speed and energy-efficient short-reach data links are strongly 
demanded.  Figure 1.1(a) shows Cisco’s projected data traffic from 2014 to 2019 with a 
compound annual growth rate (CAGR) of 25% to over 10 zettabytes per year in 2019, and 
the traffic within the data centers accounts for over 70% of the total data traffic as shown 
in Figure 1.1(b) [25]. The electrical interconnects can no longer sustain the high speed and 
high volume data traffic due to loss from skin effect and signal integrity impeded by 
crosstalk between the neighboring channels. Thus, high speed optical links are used in the 
short-reach data transmission in the data centers because of their high speed and low loss 
capability and immunity to electromagnetic crosstalk between channels. VCSELs are 
particularly suitable in the short-reach data links because of their low power consumption 
and high bandwidth capability. Currently, optical links based on directly modulated 850 
nm oxide-confined VCSELs and multimode optical fiber (MMF) are widely deployed in 
data centers. To date, high speed optical transceivers based on 850 nm VCSEL devices and 
arrays are already available in the marketplace: the 40 Gb/s 850 nm VCSEL-based 
transceivers for IEEE 40 Gigabit Ethernet (40GbE) standards in the arrangement of four 
VCSEL channels with each operating at 10 Gb/s, and the just commercialized 100 Gb/s 
transceivers for IEEE 100 Gigabit Ethernet (100GbE) made of four VCSEL channels with 
each operating at 25 Gb/s. The projected next-generation 850 nm VCSEL devices will need 
to be able to operate above 50 Gb/s. Recently, we have fabricated a 5 µm modal diameter 
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850 nm oxide-confined VCSEL with a threshold current of 0.8 mA, a modulation 
bandwidth f-3dB = 29.2 GHz, and error-free data transmission at 57 Gb/s.  
However, DLs have fundamental limitations because of the carrier dynamics in the 
active region. The carriers accumulate in the quantum wells and wait to recombine and 
thus result in a slow recombination lifetime. The nanosecond recombination lifetime not 
only limits the modulation bandwidth but also leads to a large resonance peak in the 
frequency response due to the relaxation oscillation at low bias current. The resonance peak 
can potentially cause inter-symbol interference and degrade the signal integrity. On the 
other hand, in TL operation, hole and electron transport in the base are established by fast 
processes governed by dielectric relaxation time and submicron base diffusion transit time, 
both in picoseconds rather than nanoseconds as in diode lasers [23]. The reduced 
recombination lifetime can not only improve the optical modulation but also lower the 
resonance bump. Hence, TLs are promising devices to break through the fundamental 
limitations of DLs and achieve higher modulation bandwidths. Combining the promising 
features of TLs observed from an edge-emitting structure and the benefits of utilizing a 
high-Q vertical cavity, the VCTL is expected to achieve low threshold and high modulation 
bandwidth and ultimately become the candidate for the directly modulated laser source for 
future high speed optical transceivers above 100 Gb/s. 
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1.2 Organization of Work 
The organization of the thesis is as follows: 
Chapters 2 and 3 present the up-to-date research progress for the development of high 
speed VCSELs and VCTLs. The topics discussed include material design, layout design, 
fabrication process development, and device characterization.  
In Chapter 2, we first report a high speed 850 nm VCSEL with ~4 µm aperture and a 
threshold of 0.53 mA at room temperature. The device shows a modulation bandwidth of 
 
Figure 1.1. (a) The global data center traffic growth prediction, and (b) the distribution 
of the data traffic in 2014 and the projection for 2019 [25]. 
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21.2 GHz and 40 Gb/s error-free data transmission with an energy/data efficiency of 431 
fJ/bit, or equivalently 2.32 Tb/J for the data/energy efficiency. Then, we present another 
high speed 850 nm VCSEL fabricated with a new material structure. The new material 
structure improves the DBR design for better electrical and thermal conductivity and 
includes a short 0.5-λ cavity with five stained InGaAs quantum wells. The new VCSEL 
shows a modulation bandwidth of 29.2 GHz and passes the bit-error rate (BER) test for 57 
Gb/s error-free transmission. Also, we measure the device characteristics and test its high 
speed and transmission performance at 85 ºC which is the standard testing condition for 
VCSELs in the transceivers. At 85 ºC, the device is able to show a 24.5 GHz modulation 
bandwidth as well as error-free transmission at 50 Gb/s. 
In Chapter 3, we first demonstrate a 980 nm VCTL with oxide confinement and lateral-
feeding design to eliminate the undesired radiative recombination underneath the emitter 
contact. Through this new design and fabrication process, with the same material, the 
threshold current is reduced from 3.5 to 1.6 mA. Because of the high-Q vertical cavity, the 
current gain (β) gradually decreases as the device switches from spontaneous to stimulated 
emission. The VCTL can only show laser operation below -45 °C because of the mismatch 
between the DBR design and the QW emission. Furthermore, we characterize the room 
temperature spontaneous emission of the QW structure to identify the material issues for 
developing room temperature operational VCTL. In addition, a new VCTL material design 
is proposed based on a commercial 980 nm VCSEL for room temperature operation. 
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In Chapter 4, the research results described in Chapters 2 and 3 are first summarized, 
and then some potential research ideas are proposed to continue to improve our fabrication 
process and device performance toward achieving higher speed.  
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2. DEVELOPMENT OF HIGH SPEED AND ENERGY-EFFICIENT VERTICAL 
CAVITY SURFACE-EMITTING LASER (VCSEL) 
The increasing demand of high speed data links in the data centers strongly drives the 
development of high speed optical communication networks. Energy-efficient directly 
modulated oxide-confined VCSELs have gained broad interests in high speed and low 
noise optical transceivers because of their low threshold and high modulation bandwidth 
capability. The oxide-confined VCSELs utilize a lateral oxidation process to form oxide 
apertures which not only provide electrical current confinement but also optical 
confinement due to the high refractive index contrast [8, 16]. Optical transceivers based on 
directly modulated oxide-confined 850 nm VCSELs in combination with MMF are 
deployed in data centers for short-reach data transmission. Currently, transceivers based 
on 25-28 Gb/s 850 nm VCSELs are already commercialized for 100 Gb/s data transmission 
rate. As for device research, speed performance above 40 Gb/s has been demonstrated by 
three major academic research institutes: Chalmers University of Technology in Sweden 
[26], Technical University of Berlin in Germany [27], and University of Illinois at Urbana-
Champaign (UIUC) in the U.S. [19]. The epitaxial layer design and fabrication process 
modifications have been made to further improve the modulation bandwidth including 
optimized distributed Bragg reflector (DBR) design for better electrical and thermal 
conductivity, multiple oxide layers for parasitic reduction, and shallow top DBR mirror 
etching for photon lifetime optimization [28, 29].  These changes together with a short 0.5-
λ cavity have succeeded in the demonstration of a 28 GHz modulation bandwidth with an 
~4 µm aperture [30]. Recently, a new epitaxial design with two oxide apertures, one in the 
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top and the other in the bottom DBR stacks, shows a modulation bandwidth of 30 GHz 
with an ~3.5 µm aperture [31]. 
For the next-generation high speed optical transceivers, the VCSELs have to be able to 
operate above 50 Gb/s. In this chapter, we will present the development of high speed 850 
nm VCSELs here at UIUC. We first present the microcavity VCSEL with single-mode 
operation and a 22.5 GHz modulation bandwidth due to enhancement of recombination 
rate by the reduced cavity dimensions. Then, a VCSEL device capable of energy-efficient 
40 Gb/s error-free transmission is presented. Finally, the current development of the high 
speed VCSELs for above 50 Gb/s data transmission is discussed. 
2.1 High Speed Oxide-Confined Microcavity VCSEL 
The general epitaxial structure of an 850 nm VCSEL includes top and bottom DBR 
mirrors made of AlGaAs with a multiple quantum-well (MQW) active region sandwiched 
between them. Above the active region, there is a high-Al content layer which can be 
laterally oxidized to form an oxide aperture for electrical and optical confinement. 
Furthermore, the oxide aperture diameter of the VCSEL can be scaled with the control of 
the oxidation depth from the DBR mesa peripheral into the center of the VCVSEL. With 
aperture diameters less than 3 µm, microcavity VCSELs have demonstrated higher 
bandwidths via Purcell enhancement while reducing the threshold current [18].  
The VCSEL wafer is grown by metalorganic vapor phase deposition (MOCVD) 
epitaxy. The layer structure, from bottom to top, includes 40 pairs of n-doped 
Al0.15Ga0.85As/Al0.9Ga0.1As as the bottom DBR mirror followed by an intrinsic MQW 
active region with three In0.1Ga0.9As/Al0.3Ga0.7As quantum wells; above the active region 
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is the p-doped DBR mirror made of 22 pairs of Al0.15Ga0.85As/Al0.9Ga0.1As and a layer of 
Al0.97Ga0.03As which can be oxidized laterally to form an oxide aperture.  The fabrication 
process starts with p-type contact metal Ti/Pt/Au evaporation, and then SiNx is deposited 
by plasma-enhanced chemical vapor deposition (PECVD). The SiNx is patterned by 
photolithography and reactive ion etching (RIE) with CF4 to serve as the etching mask for 
the following inductively coupled plasma (ICP) etching. The DBR mesa is created by ICP 
dry etching with SiCl4/Ar, and the etching is monitored by a laser interferometry apparatus 
based on the periodic variation of the reflectivity as etching through high/low index 
AlGaAs layers. After the DBR mesa is formed, the sample is sent into a wet furnace set at 
425 °C with H2O vapor and N2 carrier gas to laterally oxidize the Al0.97Ga0.03As layer as 
 
Figure 2.1. The processing flow of an oxide-confined VCSEL: (a) top metal (p-type) is 
evaporated, (b) ICP etching to form the top DBR mesa with SiNx mask then lateral 
oxidation for oxide aperture, (c) bottom metal (n-type) evaporation and BCB 
planarization, and (d) via-hole etching and M1 interconnect metal evaporation. 
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the aperture. The oxidation rate is calibrated prior to the oxidation for the actual samples. 
Then, the n-type AuGe/Ni/Au contact metal is evaporated and annealed at 310 °C followed 
by bisbenzocyclobutene (BCB) planarization. A BCB etchback is performed to expose the 
top contact metal by RIE with CF4/O2. Lastly, the fabrication is finished with via-hole 
etching and metal interconnect evaporation. Figure 2.1 shows an illustration of the 
processing flow of the VCSEL, and Figure 2.2 shows a top view of the finished VCSEL 
device by scanning electron microscopy (SEM). 
Figure 2.3 is the measured spectrum of the microcavity VCSEL biased at I/ITH  = 2. 
The optical modal diameter (d0) is determined from our microcavity analysis with the 
following equation [9]: 
 
   
2 2
2
2 2
0 0 2 2
0
2 2 3
1,2 (1,1)
1,2 1,1
k k
n d
  
 
   
      
   
 (2.1) 
where (1,1) and (1,2) are the wavelength of the fundamental and the first high-order 
mode and 3.3n   is the refractive index inside the aperture. The calculated d0 is 2.59 µm, 
and, considering the carrier spreading in the active region, the physical diameter of the 
oxide aperture (dA) is about 2 µm. Because of the small diameter, less transverse optical 
modes are allowed in the cavity, and the spectrum shows a side mode suppression ratio 
(SMSR) of 36.2 dB, which is considered as single mode operation. Figure 2.4 shows the 
optical frequency response of the microcavity VCSEL at various bias condition. At I/ITH = 
10, the highest modulation bandwidth is 22.5 GHz. The optical response does not show a 
large resonance bump because the carrier recombination rate is enhanced by the Purcell 
effect. In a high-Q microcavity, the carrier transition rate from the upper to lower state is 
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enhanced due to the reduced optical mode density, and thus the recombination rate is 
enhanced; this phenomenon is called the Purcell effect. Figure 2.5 shows the eye diagrams 
at 20 and 40 Gb/s of the microcavity VCSEL biased at 1.5 mA. The device is able to show 
open-eye at both data rates. 
 
Figure 2.2. The SEM image of a fabricated oxide-confined VCSEL. 
 
Figure 2.3.  The spectrum of the 2 µm microcavity VCSEL with threshold current ITH 
= 0.14 mA biased at 0.28 mA. The microcavity allows less high-order modes in the gain 
profile. 
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Figure 2.4.  Optical response of the 2 µm microcavity VCSEL biased at I/ITH = 3, 6, and 
10. At I/ITH = 10, the device shows a 3.5 dB resonance bump. 
 
 
Figure 2.5.  Eye diagrams at 20 Gb/s and 40 Gb/s data rates for the 2 µm microcavity 
VCSEL. 
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2.2 Energy-Efficient 850 nm VCSEL for 40 Gb/s Error-Free Transmission 
 The cavity dimensions of VCSELs can be scaled with the control of the oxide 
aperture diameter. Microcavity (< 3 µm) VCSELs are able to show single-mode operation, 
and the recombination rate and modulation bandwidth are improved due to less transverse 
modes allowed in the cavity gain profile. However, the trade-off is the optical output 
intensity. In data transmission, besides the modulation speed, the optical output intensity 
is also important to provide sufficient optical modulation amplitude (OMA) for the 
receiving end to distinguish the transmitted bit sequence. Thus, for data transmitting 
capability, the standard testing method is to perform the bit-error rate (BER) test but not 
simply measure the eye diagram.  
 For this matter, we measure a device with a larger oxide aperture and thus higher 
optical output intensity. Figure 2.6 is the L-I-V of the device, and the device shows a 
threshold of 0.53 mA. Figure 2.7 is the spectrum measured at I/ITH = 3. Following the 
cavity analysis based on mode spacing, the device has an optical modal diameter d0 = 4.6 
µm which corresponds to a physical diameter ~4 µm.  
 The optical microwave frequency response is measured and shown in Figure 2.8. 
The device shows a bandwidth of 21.2 GHz when biased at I/ITH = 10. Prior to measuring 
the BER, an eye diagram is measured at 40 Gb/s data rate. An Agilent 81250 ParBERT 
signal generator is used to generate a 40 Gb/s non-return-to-zero (NRZ) 27-1 bit length 
pseudorandom binary series pattern (PRBS7) with a peak-to-peak voltage swing VPP = 0.5 
V, and the coupled optical output is converted to an electrical signal through a New Focus 
1414-50 photodetector. The VCSEL device is biased at 6.5 mA and able to show an open-
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eye at 40 Gb/s as shown in Figure 2.9. Then, the BER is measured by feeding the electrical 
signal from the photodetector to the error analyzer. Error-free transmission can be claimed 
when the BER is less than 10-12, i.e. less than one error in every 1012 bits received. Figure 
2.10 shows the 40 Gb/s BER at different received optical power; a continuously variable 
neutral density filter is used to attenuate the received optical power. At optical power 
greater than 1.33 mW, the VCSEL device is able to achieve error-free (BER < 10-12) 
transmission, and at optical power Popt = 1.73 mW, it shows no error for over 1 hour (total 
acquisition bits > 1.5  1014). The corresponding energy/data efficiency is calculated as the 
electrical power consumption elecP I V   divided by the data rate, 40 Gb/s, and the 
calculated energy/data efficiency is 431 fJ/bit, equivalently 2.32 Tb/J.  
 
Figure 2.6. L-I-V of the VCSEL device at 20 oC, the threshold current is ITH = 0.53 
mA. 
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Figure 2.7. Optical spectrum of the VCSEL device at I/ITH = 3.  The mode spacing 
between the first two lowest modes is 1.0 nm. 
 
 
Figure 2.8. Optical response of the VCSEL device at I/ITH = 1.1 to 10. The -3-dB optical 
modulation bandwidth at I/ITH = 10 is 21.2 GHz, and the corresponding resonance 
amplitude is 2.1 dB. 
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Figure 2.9. Eye diagram of the VCSEL device operating at 40 Gb/s with PRBS7 data 
sequence. The bias current is I = 6.5 mA at 20 °C, and the testing data sequence voltage 
swing Vpp = 0.5 V. 
 
 
 
 
Figure 2.10. Measured BER vs. received optical power of the VCSEL operating at 40 
Gb/s with PRBS7 data sequence at 20 °C. The bias current is I = 6.5 mA, and the 
corresponding ac voltage swing amplitude is Vpp = 0.5 V. 
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2.3 High Speed 850 nm VCSEL with 57 Gb/s Error-Free Transmission  
 
 To further improve the high speed performance of VCSELs, we use a wafer with 
improved material structure. The VCSEL wafer is grown by MOCVD epitaxy at a 
commercial vendor (IQE). The layer structure (from bottom to top) consists of a GaAs 
substrate, next n-type GaAs layers, interleaved by 26 pairs of n-type AlAs/Al0.12Ga0.88As 
and then three pairs of Al0.9Ga0.1As/Al0.12Ga0.88As bottom DBR layers; above the bottom 
DBR stack is the 0.5-λ MQW active region with five In0.072Ga0.928As QWs separated by 
Al0.37Ga0.63As barrier layers followed by the top p-type DBR which consists of two pairs 
of Al0.98Ga0.02As/Al0.12Ga0.88As, four pairs of Al0.96Ga0.04As/Al0.12Ga0.88As, 14 pairs of 
Al0.9Ga0.1As/Al0.12Ga0.88As, and finally a p-type GaAs contact layer. The binary AlAs in 
the bottom DBR stack is used to improve thermal conduction to dissipate the excessive 
heat from the active region. The two Al0.98Ga0.02As layers in the top DBR are for lateral 
oxidation to form an oxide aperture, and the four Al0.96Ga0.04As layers are for parasitic 
capacitance reduction [28]. The fabrication of the oxide-confined VCSEL follows the same 
processing flow as described previously in Section 2.1, and no additional post-fabrication 
top DBR shallow etching is used to enhance the bandwidth [29].  
 Because of the AlAs layers in the n-DBR, ICP etching control is critical to prevent 
those layers from being laterally oxidized and causing low yields. The oxidation rate of 
AlGaAs layers has an approximately exponential dependence on the Al-composition, so 
lateral oxidation of the AlAs layers with the oxidation time calibrated for the Al0.98Ga0.02As 
aperture layers will cause blocking of the electron injection from metal contact into the 
active region and affect the heat transportation out of the active region negatively. A 
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reliable ICP dry etching process is developed from many rounds of test etching with in situ 
laser interferometry and cross-section examination of the testing structure. Figure 2.11 (a) 
shows a SEM cross section image of an intentionally overetched stripe shape DBR mesa 
after oxidation, and it can be clearly seen that the AlAs layers are oxidized further into the 
mesa than the Al0.98Ga0.02As layers. From the in situ laser interferometry, we can see 
periodic reflectivity variations at high/low index AlGaAs interfaces. Figure 2.11 (b) and 
(c) are stripe-shaped DBR mesa cross-sections with the etching difference of one pair of 
DBR. In Figure 2.11 (b), the two aperture layers are just exposed on the mesa; however, 
with one more pair etched as in Figure 2.11 (c), an AlAs layer is exposed and oxidized 
which can possibly cause device failure. Various etchant gas combinations and RIE/ICP 
power combinations are tested for the process development; in addition to the stopping 
point for the dry etching, the sidewall profile is also taken into consideration when selecting 
the etching process. Figure 2.12 shows (a) the top view and (b) FIB cross section of our 
fabricated VCSEL. In Figure 2.12 (b), there is a clear contrast for the oxidized high-Al-
content AlGaAs layers in the top DBR, and the higher the Al-content, the faster the 
oxidation rate. The oxidation depth of the most Al-rich Al0.98Ga0.02As layers defines the 
aperture diameters of the oxide-confined VCSEL. Above the two aperture oxide layers are 
the four parasitic capacitance reduction oxide layers formed by Al0.96Ga0.04As. 
The VCSEL is mounted onto a temperature-controlled stage for both DC and high 
speed measurements at 25 °C. The optical output is collimated by a lens with anti-reflection 
(AR) coating then coupled into a short 50-µm core diameter multimode (OM4) fiber. 
Figure 2.13 shows the L-I-V characteristics of the VCSEL device at 25 °C. The device’s 
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threshold current is ITH = 0.8 mA, and the slope efficiency is about 0.57 W/A. Figure 2.14 
shows the optical spectrum of the VCSEL biased at I/ITH = 3. The optical mode spacing is 
0.84 nm between (1,1) and  (1,2), and following the previous optical modal analysis for 
VCSELs based on mode spacing, the optical modal dimension is d0 ~5 µm, which leads to 
a physical aperture dA ~4.5 µm. 
  
 
 
Figure 2.11. Cross-sectional view of (a) an overetched DBR mesa after oxidation, (b) a 
DBR mesa with aperture layers just exposed, and (b) a DBR mesa with 1 more pair of 
DBR etched which leads to exposure of an AlAs layer in the n-DBR. 
14x Al0.9Ga0.1As  
4x Al0.96Ga0.04As
AlAs
MQW
Active Region
Top DBR
Bottom DBR
2x Al0.98Ga0.02As
3x Al0.9Ga0.1As  
1 µm 1 µmExposed AlAs
(a)
(b) (c)
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Figure 2.12. (a) Top view of the VCSEL device with ground-signal-ground (GSG) 
Ti/Au probe pads, and (b) SEM image of the cross section of the device, the dark lines 
are the oxidized high Al-composition layers in the top p-DBR.  
 
Figure 2.13. The L-I-V of the VCSEL at 25 °C. The threshold is ITH = 0.8 mA 
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To characterize the high speed performance of the device, we first measure the 
small-signal optical microwave response of the device. We use an Agilent Parametric 
Network Analyzer (PNA) with two-port calibration. The microwave signal from Port 1 is 
combined with the DC bias through an Agilent 11612B bias Tee then sent to the device. 
The laser light is collimated and coupled into a multimode fiber, and to reduce the back 
reflection into the cavity, an optical isolator (isolation > 30 dB) is used. The fiber is then 
connected to a New Focus 1414-50 25 GHz photodetector to convert the optical output to 
electrical output then fed to Port 2 of the PNA. Figure 2.15 shows the measured optical 
microwave response of the device. Since the photodetector’s frequency response is limited, 
corrections are done to the measured data based on the frequency response of the 
photodetector provided by the vendor. The VCSEL shows a -3-dB bandwidth f-3dB = 29.2 
                   
Figure 2.14. The spectrum of the VCSEL biased at I/ITH = 3. From cavity analysis based 
on mode spacing, the optical modal diameter d0 = 5 µm. 
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GHz at I/ITH = 15, or I = 12 mA.  To further validate the data transmitting capability of the 
device, we measure the eye diagram and the BER with a New Focus 1484-A-50 22 GHz 
photoreceiver, and the test bit pattern is a NRZ PRBS7 with VPP = 0.65 V from a SHF 
12103A Bit Pattern Generator. The converted electrical signal is sent into an Agilent 
86100C oscilloscope with an Agilent 86118A 70 GHz sampling module for capturing the 
eye diagram and a SHF 11104A Error Analyzer to measure BER. At I = 12 mA bias, the 
device is able to show an open-eye at 57 Gb/s data rate as shown in Figure 2.16. At received 
optical power above 1.96 mW, the VCSEL is able to achieve error-free (BER < 10-12) data 
transmission as shown in Figure 2.17. Compared to the error-free transmission in [26], in 
which a VPP = 1.35 V is used to pass BER at 57 Gb/s, our device does not require further 
amplification on the test bit pattern to increase the OMA, and this can be attributed to a 
better impedance match to the standard 50-Ω testing system; at 12 mA, our device shows 
a differential resistance ~53 Ω. The calculated energy/data efficiency is 536 fJ/bit, 
equivalently 1.86 Tb/J.   
Because of the five QWs, the slope efficiency of the VCSEL (~0.58 W/A) is much 
higher than the 40 Gb/s device described in Section 2.2 (~0.27 W/A). The 57 Gb/s device 
shows stronger optical output, higher modulation bandwidth, and better impedance 
matching to the 50-Ω test system. 
The high speed VCSEL-based transceivers deployed in the data centers and high 
performance computers (HPCs) are placed densely for the rack-to-rack data transmission, 
and thus the performance of the VCSEL devices at high temperature is crucial. The 
industrial testing standard for high temperature is 85 ºC, so we measure the characteristics 
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and test the performance of the device at 85 ºC. Figure 2.18 shows the L-I-V characteristics 
of the device at 25 and 85 ºC. The threshold current (ITH) increases from 0.8 to 1.08 mA, 
and the optical output as well as the slope efficiency are lower at 85 ºC. The optical output 
intensity at 10 mA bias is 5.03 mW at 25 ºC and 4 mW at 85 ºC. The slope efficiency also 
drops from ~0.58 to ~0.5 W/A. Figure 2.19 shows the optical spectrum at I/ITH = 3 at 25 
and 85 ºC. The fundamental mode shows a red-shift of 3.98 nm from 849.56 to 853.54 nm. 
 
Figure 2.15. Optical response of the VCSEL device at I/ITH = 2, 3, 4, 6 and 15 mA. The 
small-signal -3-dB optical modulation bandwidth at I /ITH = 15 mA is 29.2 GHz. 
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Figure 2.16. Eye diagram of the VCSEL operating at 50 Gb/s PRBS7 data sequence. 
The device is biased at 12 mA at 25 °C, and the voltage swing is VPP = 0.65 V. 
 
Figure 2.17. Measured BER vs. received optical power of the VCSEL biased at 12 mA 
and operating at 57 Gb/s with PRBS7 test sequence and VPP = 0.65 V at 25 °C. 
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Figure 2.18. The L-I-V characteristics of the VCSEL device at 25 and 85 ºC. The 
threshold shifts from 0.8 to 1.08 mA. 
 
Figure 2.19. The optical spectra of the device at I/ITH = 3 at 25 and 85 ºC. The 
fundamental mode shows a red-shift of 3.98 nm from 849.56 to 853.54 nm. 
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 Figure 2.20 is the optical frequency response of the VCSEL device at 85 ºC. Again, 
the frequency response of the photodetector is removed. The highest measured -3-dB 
bandwidth at 85 ºC is 24.53 GHz at 9.6 mA bias.  
The raw measured optical frequency response of the VCSEL with the PNA includes 
the transfer function of the photodetector,  PDH f , and the raw measurement is de-
embedded with the frequency response of the photodetector. The de-embedded VCSEL 
frequency response is a three-pole transfer function including the intrinsic two-pole transfer 
function of the laser as well as the single-pole function from the parasitic elements. More 
details on the extraction of the parasitic elements will be given in Section 2.4. Upon fitting 
 
Figure 2.20. The optical frequency of the VCSEL device under various bias current at 
85 ºC. The highest bandwidth measured is 24.53 GHz under 9.6 mA bias current.  
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the laser intrinsic two-pole transfer function from the measured scattering parameters (S-
Parameters), we can extract the D- and K-factors of the device to compare the dynamic 
characteristics at different temperatures. The intrinsic two-pole transfer function derived 
from the single-mode rate equation is [32]: 
 
(2.2) 
Although the transfer function is derived for single-mode VCSELs, the transfer function is 
still applicable to index-guided VCSELs such as oxide-confined VCSELs due to their 
highly overlapping transverse modes, uniform carrier and photon densities, and the single-
resonance behavior [33, 34] . In the transfer function, A is a magnitude fitting parameter, 
and  fR  and   are the resonance frequency and the damping rate obtained empirically [18].  
The resonance frequency (fR) and the damping rate (γ) can be expressed as [35]: 
 
(2.3) 
 (2.4) 
where 
g
v  is the group velocity, 'g  is the differential gain, 
p
N is the photon density in the 
cavity,   is the injection efficiency, p is the photon lifetime, and rec is the recombination 
lifetime. A higher resonance frequency will lead to a higher -3-dB bandwidth (f-3dB). By 
plotting fR  versus THI I  as in Figure 2.21 (a), we can extract the D-factor (D) of the 
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device to see how efficiently the resonance frequency increases with bias current. However, 
the resonance frequency does not increase indefinitely with higher bias. Eventually, the 
photon density in the cavity will saturate due to the thermal effects and so will the 
resonance frequency. The K-factor describes the damping behavior of the optical frequency 
response. As the resonance frequency increases with higher bias current, the damping rate 
increases in proportion to 
2
R
f  and thus leads to a lower resonance bump and sets a limit for 
the -3-dB bandwidth. Figure 2.21 (b) shows the damping rate plotted against
2
R
f . The D-
factor drops from 8.3 to 8 GHz/mA1/2 when the measurement temperature is raised from 
25 to 85 ºC. The fitted K-factor is 0.166 ns at 25 ºC and 0.190 ns at 85 ºC. The extracted 
photon lifetime is 4.2 ps at 25 ºC and 4.8 ps at 85 ºC, and from the intercept of the vertical 
axis ( ), the recombination lifetime is determined to be 0.178 and 0.245 ns at 25 and 85 
ºC, respectively.   
To verify the data-transmitting capability of the device at 85 ºC, we measure the 
eye diagrams and BER at various data rate with the same transmission measurement setup 
as at 25 ºC. Figure 2.22 shows the results of the transmission measurement. Figure 2.22 (a), 
(b), and (c) are the eye diagrams at 46, 48, and 50 Gb/s data rates when the device is biased 
at 10 mA. The VCSEL device is able to show open eyes up to 50 Gb/s. The BER is then 
measured to truly verify and quantify the data transmission capability of the device. Figure 
2.22 (d) shows BER vs. received optical power at 46, 48, and 50 Gb/s data rates at 85 ºC. 
The device is able to show error-free transmission (BER < 10-12) up to 50 Gb/s with an 
energy/data efficiency of 456 fJ/bit. From the I-V characteristics at 85 ºC shown in Figure 
2.18, the differential resistance is ~58 Ω which is close to the standard 50-Ω testing system. 
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Again, the device is able to show error-free transmission at 50 Gb/s without further 
amplification on the testing NRZ bit sequence due to the better impedance match. 
Compared to the room temperature 50 Gb/s error-free transmission demonstrated in [26] 
with a device showing ~70 Ω differential resistance and a Vpp of 0.99 V, our device is able 
to show error-free transmission with a Vpp of 0.65 V.  
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Figure 2.21. (a) The resonance frequency vs. square root of bias current above the 
threshold current at 25 and 85 ºC. (b) The damping rate vs. resonance frequency 
squared.  
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Figure 2.22. Data transmission measurements with the VCSEL device biased at 10 mA. 
Eye diagrams at (a) 46, (b) 48, and (c) 50 Gb/s data rate. (d) The corresponding BER 
vs. received optical power at 46, 48, and 50 Gb/s.  
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2.4 Microwave Equivalent Circuit Model of High Speed VCSEL  
 Based on the measured S-parameters, we are able to build an equivalent circuit 
model. The overall optical frequency response of the VCSEL does not only depend on the 
intrinsic laser optical bandwidth but also the electrical parasitic elements. A schematic of 
the equivalent circuit model is shown in Figure 2.23. The extrinsic probe pad resistance 
and capacitance are represented by Rp and Cp. The Rm,p and Rm,n are the p- and n-DBR 
mirror resistance. Cox and Cdep are the oxide capacitance and the depletion region 
capacitance, and their effects are lumped together and modeled as Ca. The intrinsic active 
region of the laser is modeled as Rj, the junction resistance, and Cdiff, the diffusion 
capacitance.  
 
Figure 2.23. The VCSEL equivalent circuit model including the parasitic parameter 
identified as follows: Cp and Rp, the probe pad capacitance and resistance; Rm,p and Rm,n, 
the p-DBR and n-DBR mirror series resistance; Cdiff, diffusion capacitance at the active 
region; Rj, junction resistance at the active region; Cox and Cdep, the lumped oxide 
capacitance and depletion capacitance. Ca is the total equivalent parasitic capacitance  
of Cox and Cdep. 
 
id
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From two-port network theory, we can express the reflection coefficient, S11, of the device 
as  
 
(2.5) 
 
where  toti f

 is the incident forward-traveling current wave, and  toti f

is the reflected 
current wave due to impedance mismatch. The total current wave at the input node is
     tot tot toti f i f i f
   , and the transfer function for the effects of the electrical parasitic 
elements can be expressed as  
 
(2.6) 
 
in which  di f  represents the portion of the modulation current wave that goes through 
the intrinsic active region of the diode laser. By fitting the measured  11S f  with the 
equivalent circuit model, we are able to extract the values of the parasitic elements. Figure 
2.24 shows the measured and the fitted  11S f  on a Smith chart to verify the fitting. Table 
2.1 shows the fitted results for the parasitic elements in the equivalent circuit under 
different bias current.  
With the equivalent circuit model, we are able to extract the small signal 
modulation current component that goes through the active region of the laser and acquire 
the parasitic transfer function,  parH f . By de-embedding the parasitic transfer function 
out of the three-pole VCSEL frequency response, we are able to get the intrinsic laser 
frequency response as shown in Figure 2.25 and extract the D- and K-factors as shown in 
Figure 2.21. At 85 ºC, we also fit the equivalent circuit element values to extract the 
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intrinsic two-pole laser transfer function, and the fitted component values are shown in 
Table 2.2, and the intrinsic laser frequency response is shown in Figure 2.26. 
  
 
 
Figure 2.24. Measured  11S f  (solid lines) and the fitting with the VCSEL equivalent 
circuit model (dashed lines) plotted on the Smith chart. 
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Table 2.1. The fitted values of the parasitic elements in the VCSEL equivalent circuit 
model at 25 ºC. 
T 
(ºC) 
I 
(mA) 
Cp 
(fF) 
Rp 
(Ω) 
Rm,n+Rm,p 
(Ω) 
Ca 
(fF) 
Cdiff 
(fF) 
Rj 
(Ω) 
25 1.6 106 11.3 111 98 332.57 34 
25 2.4 103 11.1 99 98 372 26 
25 3.2 102 11 92 98 422 20 
25 4.8 97 11.1 83.5 98 512 12.3 
25 12 88 10.6 63.9 98 812 6.5 
 
 
 
 
 
 
Figure 2.25. The de-embedded intrinsic laser frequency response (solid lines) and the 
fitted two-pole intrinsic laser transfer function (dash lines) at 25 ºC.  
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 Table 2.2. The fitted values of the parasitic elements in the VCSEL equivalent circuit 
model at 85 ºC. 
T 
(ºC) 
I 
(mA) 
Cp 
(fF) 
Rp 
(Ω) 
Rm,n+Rm,p 
(Ω) 
Ca 
(fF) 
Cdiff 
(fF) 
Rj 
(Ω) 
85 2 96 12 35 98 502 22 
85 2.4 95 11.9 32 98 522 19 
85 3.6 91 11.7 25.5 98 562 14 
85 5.5 88 11.2 19 98 632 10.3 
85 9.6 84 10.3 11 98 772 7.5 
 
 
 
 
Figure 2.26. The de-embedded intrinsic laser frequency response (solid lines) and the 
fitted 2-pole intrinsic laser transfer function (dash lines) at 85 ºC.  
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2.5 Summary 
 
 We discuss that a microcavity VCSEL can show single-mode operation and high 
modulation bandwidth because of the reduced cavity dimensions thus the optical modes to 
enhance the carrier recombination rate. However, for data transmission, not only the 
bandwidth of the VCSEL but also the OMA need to be sufficient for the receiving end to 
correctly distinguish the transmitted bits, 1 or 0. Thus, a device with an aperture around 4-
5 µm is preferable for data transmission because of the sufficient light output and 
bandwidth. An energy-efficient VCSEL with an aperture ~4 µm is fabricated and able to 
demonstrate error-free (BER < 10-12) transmission at 40 Gb/s, and the corresponding 
energy/data efficiency is 431 fJ/bit. Then, a device with five QWs, 0.5-λ cavity, and more 
advanced DBR design is fabricated and shows higher optical output power and a 29.2 GHz 
bandwidth. The device is able to show error-free transmission at 57 Gb/s without further 
amplification on the test bit sequence for larger OMA due to a better impedance match. 
The device shows stronger optical output, higher modulation bandwidth, and a better 
impedance match. In addition, we measure the characteristics of the VCSEL at 85 ºC to 
quantify the potential performance degradation of the device when packaged into a 
transceiver and placed densely in the data centers. The highest bandwidth measured is 
24.53 GHz, and the device is able to show error-free transmission up to 50 Gb/s. Based on 
the measured S-parameters, we are able to fit the parasitic circuit element values in the 
VCSEL equivalent circuit model to extract the intrinsic laser frequency. With the intrinsic 
frequency response, we are able to quantify the VCSEL’s dynamic characteristics with the 
fitted D- and K-factors. The fitted D-factor is 8.3 GHz/mA1/2 at 25 ºC and 8.0 GHz/mA1/2 
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at 85 ºC as the thermal rollover sets in earlier at high temperature. The fitted K-factor is 
0.165 ns at 25 ºC and 0.206 ns at 85 ºC.   
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3. DEVELOPMENT OF OXIDE-CONFINED VERTICAL CAVITY 
TRANSISTOR LASER (VCTL) 
As discussed in Chapter 2, microcavity VCSELs can improve the recombination rate 
by the Purcell effect by scaling the cavity through oxide apertures and thus reduce the 
number of modes inside the cavity. However, the p-i-n based diode VCSELs are still 
intrinsically limited by their nanosecond range recombination lifetime, and if we take the 
device parasitics into account, the bandwidth limit for a VCSEL is about 30 GHz. On the 
other hand, due to the tilted charge profile in the base, the TLs have shown a reduced 
spontaneous recombination lifetime to ~30 ps [23, 36]. Edge-emitting transistors have 
exhibited a resonance-free optical frequency response over a 20 GHz modulation 
bandwidth [37, 38], simultaneous electrical and optical open-eye signals operated at 40 
Gb/s data rate [39], and voltage modulation at 20 Gb/s [40]. By further scaling with a high-
Q vertical cavity, the VCTLs are expected to have compact geometry, low threshold, and 
high modulation bandwidth in addition to the aforementioned characteristics. Thus, VCTLs 
are promising devices for 100 Gb/s transceivers for short-reach optical interconnects. The 
first VCTL was demonstrated in 2012; however, due to lack of confinement, the device 
showed a large threshold (> 3mA), and low optical output (<5 µW). In this chapter, we will 
discuss the use of a selective oxidation process to provide electrical and optical 
confinement and the use of a TiO2/SiO2 dielectric DBR stack to reduce the emitter series 
resistance. 
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3.1 Lateral-Feeding Design and Oxide-Confined VCTL 
 Similar to a VCSEL’s material structure, a VCTL’s material structure includes top 
and bottom DBR mirrors with an n-p-n light-emitting transistor (LET) structure 
sandwiched between them. From bottom to top, the 980 nm VCTL starts with 36 pairs of 
n-doped Al0.12Ga0.88As/Al0.9Ga0.1As DBR, followed by a highly n-doped sub-collector 
GaAs layer. Then the LET structure is grown in the 1-λ cavity. Between the sub-collector 
and the collector, there is a thin In0.49Ga0.51P etching stop layer. The collector is a 116 nm 
lightly n-doped GaAs. Then 69 nm heavily p-doped GaAs layers and the intrinsic MQW 
region with two 12 nm In0.12Ga0.88As with GaAs barriers and an Al0.05Ga0.95As layer are 
grown as the base. The emitter is an n-doped wide-gap 53 nm In0.49Ga0.51P layer. Above 
the LET structure is the top n-DBR stack made of one pair of Al0.12Ga0.88As/Al0.98Ga0.02As 
and 24 pairs of Al0.12Ga0.88As/Al0.9Ga0.1As. The Al0.98Ga0.02As is to be laterally oxidized 
for confinement. Figure 3.1 shows the energy band diagram of the VCTL layer structure. 
Due to the heavy p-type doping, the Fermi level is lower than the valence band edge of the 
base. In transistor laser operation, the degenerate p-type base requires less injected carriers 
in the base to achieve the lasing condition. Moreover, the quantum wells in the base are 
perturbed by acceptors within tunneling range enhancing the recombination rate [41].  
 Compared with an edge-emitting TL, the VCTL design has specific characteristics 
for a surface-emitting laser. First, unlike an edge-emitting TL in which the quantum well 
is placed near the collector, the two quantum wells in the VCTL are placed near the emitter 
to match the antinodes of the photon field. Also, since the total thickness of emitter-base-
collector is fixed to match the 980 nm emission cavity, we fix the base thickness while 
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increase the collector thickness. The device’s collector transit time may increase but result 
in lower base-collector capacitance and higher breakdown voltage. As shown in the 
previous work, the VCTL can operate VCE > 6 V, which gives a higher operational range 
[42]. 
 
  
 
Figure 3.1.  The energy band diagram of the HBT in n-p-n VCTL. 
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Figure 3.2. The schematics of three VCTL layout designs: (a) concentric aperture 
design, (b) lateral feeding design, and (c) lateral feeding and selective oxidation design. 
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Based on our VCSEL design, we first attempted to fabricate a three-terminal 
VCTL with a concentric aperture design, and the aperture diameter is controlled by 
oxidation depth, as shown in Figure 3.2 (a). However, other than a well-confined cavity, 
the concentric aperture VCTL has some disadvantages. Similar to the layout design for a 
high speed HBT, the reduction of extrinsic base resistance should also be taken into account 
for the VCTL layout design. The minimum width of the emitter contact is kept at 2.3 μm 
for reliable high current injection. The DBR mesa extends 0.5 μm from the peripheral of 
the emitter contact, and the minimum oxidation depth will need to be greater than 3 μm in 
order to prevent the light output being blocked and absorbed by the contact metal. The 
device geometries have limited the base-contact-to-aperture distance at 4.5 μm. 
Considering the thin base layer (~100 nm) versus the extrinsic base distance (~4.5 μm), it 
results in large base extrinsic resistance. Also, the large DBR mirror resistance in series 
with the emitter causes the base-emitter (BE) junction to be only allowed to inject a sub-
mA current for a device with an ~5 μm aperture under 2 V forward bias. These problems 
have prohibited the concentric aperture design for energy-efficient VCTL operation.   
 The lateral-feeding configuration allows the base resistance to be scaled according 
to the ratio between the intrinsic device width and the emitter width, and the base metal 
can be placed be very close to the emitter. Based on these merits, LETs and tilted-charge 
light-emitting diodes have demonstrated multiple GHz bandwidth operation [36, 43]. We 
apply the lateral-feeding configuration to VCTL, as shown in Figure 3.2 (b). The device 
only has a shallow oxidation (~0.5 μm), and the base contact locates 1 μm away from DBR 
mesa. This layout greatly reduces the extrinsic base resistance, and the stimulated emission 
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in forward-active operation is demonstrated [24]. Yet, this device is still not efficient 
enough due to the lack to confinement. First, the light emission from the right-hand side of 
the emitter metal can be observed at low bias current. This indicates that the recombination 
also occurs underneath the emitter metal but is not confined in the cavity. Thus, the VCTL 
threshold is ~3.5 mA for an 11  6 μm2 cavity which is about 3 times higher than a typical 
VCSEL. Also, at high bias current, due to the current crowding effect, the recombination 
takes place mostly at the edge of the aperture or even outside of the DBR region. This 
lateral feeding design limits the light output of the VCTL to below 5 μW. 
Lastly, a new layout named the selective lateral oxidation confinement structure is 
used, and the base contact is redesigned to surround the front of the DBR cavity to further 
reduce the base resistance as shown in Figure 3.2 (c).  With the shallow oxidation for 
sealing the sidewall first, a trench opening is incorporated by ICP etching for lateral 
oxidation to achieve a better confinement for current flow and photon generation within 
the VCTL cavity. Also, the trench oxidation can eliminate the unwanted recombination 
underneath the emitter metal. As previously mentioned, the base contact should be close to 
the cavity to avoid excessive extrinsic base resistance. In this design, the base contact to 
DBR mesa distance is kept at 1 μm, and the base contact is placed to surround the front of 
the cavity. This design not only offers reduced extrinsic resistance but also provides a way 
to scale the cavity by controlling the oxidation depth. A VCTL now has an oxide aperture, 
an oxide-confined VCTL. 
The fabrication of the oxide-confined VCTL starts with SiNx deposition by PECVD 
then patterned by photolithography and RIE to form the mask for the following ICP 
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etching. The DBR mesa is created by ICP etching with SiCl4/Ar, and the etching is stopped 
on the In0.49Ga0.51P emitter. The sample is then sent to a wet oxidation for a shallow 
oxidation at 425 °C. Then, the SiNx is removed, and a second SiNx is deposited to seal the 
sidewall of the DBR mesa and simultaneously serve as a mask for the second ICP etching. 
The second ICP etching opens a trench on the DBR mesa for a long lateral oxidation 
process. The trench oxidation is used to eliminate the undesired recombination underneath 
the emitter metal as described previously, and since the DBR mesa’s sidewall is covered 
with SiNx, the trench oxidation can only happen from the trench. The SiNx is then removed 
by RIE, and the In0.49Ga0.51P emitter is removed by HCl to expose the base. The 
base/collector mesa is defined by photolithography and citric acid wet etching. Because of 
the selectivity, the wet etching stops on the In0.49Ga0.51P etching stop layer. The 
In0.49Ga0.51P etching stop is removed by HCl to expose the sub-collector for collector 
contact. Ti/Pt/Au p-type base contact metal is evaporated onto the base/collector mesa, and 
then AuGe/Ni/Au n-type contact metal is evaporated onto the DBR mesa and the sub-
collector layer. The n-type contact is annealed at 310 °C for 10 min to form ohmic contacts. 
Polyimide is then coated and cured at 270 °C for passivation. The via-holes are then defined 
by photolithography and opened by RIE with O2. Finally, Ti/Au interconnect metal is 
evaporated.  Figure 3.3 shows the (a) cross-section schematic and (b) false colored SEM 
image of the VCTL.    
 Due to the mismatch between the QW emission and the cavity design, the VCTL 
can only exhibit laser operation at low temperature. The device is mounted onto a copper 
stage and measured in a cryostat with a Peltier thermo-electrical controller, and the 
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emission light is collected by a lensed fiber. The measurement is taken at -90 ºC to observe 
transistor laser output characteristics. Figure 3.4 shows (a) collector IC -VCE and (b) light 
L-VCE output characteristics of a VCTLs with an aperture of 6.4  7.4 µm2.  The optical 
aperture dimensions are determined from the measured laser mode spacing in the spectrum 
shown in Figure 3.5.  
 
  
Figure 3.3. (a) Cross-section schematic and (b) false colored SEM image of the VCTL. 
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Figure 3.4 The (a) collector IC-VCE and (b) light L-VCE output characteristics of the 6.4 
 7.4 m2 oxide-confined VCTL for base current biased from 0 to 3mA. The measured 
threshold base current is 1.3 mA. 
 
 
(a)
(b)
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Large collector offset voltage appearing in collector IC-VCE is observed, and it is 
attributed to the large emitter resistance based on the following analysis. The intrinsic 
voltage-current relation of a bipolar transistor can be described by the Ebers-Moll model: 
 
(3.1) 
 
where N  is the forward current gain, and JES and JCS are the emitter and collector 
saturation current density at VBC = VCE = 0, respectively. AE and AC are the dimensions of 
the emitter and collector. The voltage ViBE and ViBC in the Ebers-Moll model represent the 
intrinsic voltage drop between base-emitter (BE) and base-collector (BC).  Shown in the 
inset of Figure 3.6, the extrinsic emitter, base and collector resistances (RE, RB and RC) are 
 
Figure 3.5. The optical spectrum of the VCTL biased at IB = 3.6 mA and VCE = 3.5 V. 
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included for collector I-V characteristics simulation in order to validate with experimental 
measurements.  The ViBE and ViBC are modified as VeBE – IB RB – IE RE, and VeBC – IB RB – 
IC RC, where the VeBE and VeBC are the external BE and BC voltage difference, respectively. 
The collector offset voltage VCE_offset is then solved by letting IC = 0, which is expressed 
as: 
 
(3.2) 
 
From Eq. 3.2, the first term indicates that the offset voltage shifts when increasing the base 
current. In a conventional HBT with a β ~ 100, the base current is small so that the collector 
offset is not significant. In a TL with a low ~ 1, the base current will be 100 times larger 
than in a conventional HBT, resulting in a large collector offset voltage. The second term 
of the offset voltage can be attributed to the ratio between collector and emitter saturation 
currents. This term represents a constant offset and depends on the device layout. 
 To better understand the effect of the emitter resistance on the VCTL’s electrical 
properties, a simulation is performed to fit the measured IC-VCE data of the VCTL with a 
6.4  7.4 µm2 aperture as shown in Figure 3.6. The VCTL is measured in common-emitter 
configuration. The model includes the resistances at each terminal, i.e. RB, RC, and RE. 
Since a constant base current is injected to the device, the effect of RB does not appear in 
the IC-VCE family.  Because the emitter is set as ground in the measurement, the slope of IC 
in saturation mode is inversely proportional to RC. As collector resistance increases, more 
voltage drop appears across RC, and thus the transistor requires a larger bias VCE for 
forward-active operation. The emitter resistance will affect the span of offset voltage 
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because as the emitter resistance increases, the transistor requires a higher bias VCE to reach 
sufficient VBE internally. From the data fitting, we obtain an emitter resistance of 644 Ω 
for the VCTL. 
When base current (IB) is increased to 1.3 mA, the VCTL switches from incoherent 
spontaneous to coherent stimulated emission. From L-VCE in Figure 3.4 (b), the maximum 
optical emission intensity is ~ 2.3 µW below the current threshold and goes beyond 100 
µW after shifting to stimulated emission. From the IC-VCE and L-VCE output characteristics, 
the VCTL can generate stimulated emission in both saturation region (similar to diode laser 
operation) and forward-active region (transistor laser operation). For example, the 
 
Figure 3.6. The 6.4  7.4 µm2 oxide-VCTL IC-VCE simulated and measured 
characteristics to extract the total emitter resistance RE. The inset shows the equivalent 
circuit of collector I-V measurement in common-emitter setup. 
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stimulated emission occurs when IB > 1.3 mA and VCE > 1.77 V for the device. In the 
saturation region, both BC and BE junctions are forward biased. Due to the base-collector 
homojunction, the carrier recombination is not well confined. The holes leak the from p+ 
base region to n- collector and recombine with electrons injected from an n+ sub-collector. 
This recombination does not contribute to optical modes. Since the VCE is the combination 
of VCB (~ 0 V) and VBE, this explains why stimulated emission occurs at roughly the same 
VCE (~ VBE).  When the emitter supplies enough electrons for optical gain to balance the 
total loss, further increasing VCE increases the stimulated emission output because VBE 
increases. When the device is in forward-active mode, the emitter current is clamped, i.e. 
VBE is fixed at a given base current, and the stimulated emission intensity does not increase 
when further increasing VCE. This indicates that the electron supply controls the lasing 
intensity in transistor lasers. In a transistor laser’s case, the laser output draws a 
resemblance by requiring a threshold base current and a threshold VBE to reach a sufficient 
carrier injection rate into the active region, and once VCE is above the knee voltage, i.e. 
transistor biased in forward-active mode, the laser output intensity saturates. This 
resemblance shows that a TL has optical switching capability and the potential of optical 
logic circuit [44].  
The electrical current gain is defined as β = ΔIC/ΔIB, when a transistor laser is still 
in spontaneous recombination mode, i.e. as a LET, the beta gain, although still lower than 
a regular HBT, does not show decrease as IB is increased. However, when the optical gain 
is sufficient to overcome the cavity loss, the coherent stimulated recombination rate 
increases, and thus β drops sharply. This is the so-called beta compression, and it is first 
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observed in an edge-emitting TL. In an edge-emitting TL, the mirrors are made of cleaved 
facets, and thus the carrier recombination rate does not vary much until a specific 
longitudinal mode in the cavity is locked into stimulated emission. On the other hand, in a 
VCTL, because of the high-Q vertical cavity, the spontaneous recombination is still 
enhanced before reaching the threshold condition. Figure 3.7 (a) shows β at -90 and 20 °C 
as a function of IB with VCE set at 3.5 V to ensure forward-active transistor operation. When 
at -90 °C, β gradually decreases, before reaching threshold, as we increase IB due to the 
resonant-cavity effect. This effect of the resonant cavity can also be observed from the 
spontaneous emission spectrum as shown in Figure 3.7 (b). The spontaneous emission from 
the VCTL is much narrower than the one from an edge-emitting TL with low Q cavity. 
The full width at half maximum (FWHM) of the VCTL’s enhanced spontaneous emission 
spectrum at -90 °C is ~0.18 nm. The beta gain and the spontaneous emission at 20 °C are 
also shown in Figure 3.7. Because of the mismatched QW emission and the cavity design, 
the resonant-cavity effect is not as strong as at -90 °C. The spontaneous emission still 
shows a relatively small FWHM of 1.41 nm, but β does not decrease as we increase IB. 
This indicates that, at 20 °C, the VCTL cannot achieve stimulated emission and only 
behave as a resonant-cavity LET (RCLET).  
The L-IB characteristics of the VCTL from -90 ºC to -45 ºC are shown in Figure 3.8. 
The base threshold current increases from 1.3 mA at -90 ºC to 2.54 mA at -50 ºC. As the 
temperature rises, the QW emission shifts away from the designed wavelength of the 
cavity. The reflectivity spectrum of a cavity is less sensitive to temperature variation as 
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compared with the emission of quantum wells. The severer the mismatch, the higher the 
base threshold current is required for laser operation. At -45 ºC, the VCTL can barely show  
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Figure 3.7. (a) The current gain β of the VCTL as a function of IB at -90 and 20 °C.   
At -90 °C, the current gain shows a decreasing trend with increasing base current 
indicating reduction of radiative recombination lifetime, spectrum narrowing and lasing 
at IB_TH = 1.3 mA. (b) The spontaneous emission spectra of the VCTL below threshold 
at -90 and 20 °C, to ensure the transistor is operating in forward-active mode, VCE is set 
at 3.5V. The spontaneous spectrum shows narrowing of 0.18 nm at -90 °C as compared 
with 1.41 nm at the 20 °C. 
(a)
(b)
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 a clear switch of optical output from spontaneous to stimulated emission at 3 mA. Figure 
3.9 shows the threshold base current as a function of the ambient temperature of the VCTL. 
The threshold current for the VCTL increases from 1.3 to 3.4 mA when temperature is 
raised from -90ºC to -45ºC. The laser’s threshold shows an exponential dependency 
proportional to exp(T/T0) in which T0 is the characteristic temperature. The VCTL’s T0 is 
~ 9.5 °C which is much lower than the T0 for edge-emitting TLs and conventional VCSELs, 
and this is because the device is operating in a frequency-detuned region, causing the 
threshold to vary drastically with temperature variation [18, 45]. 
 
Figure 3.8. L-IB characteristics of the VCTL with under different ambient temperatures, 
from -90 to -45 °C.   
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The electrical power consumption in a common-emitter biased VCTL can be 
calculated as E C CE B BEP I V I V  . We calculate the wall-plug efficiency at the knee voltage 
of VCTL, which gives the maximum light output efficiency. For the 6.4  7.4 μm2 aperture 
VCTL at IB = 3 mA for VCE = 2.92 V, VBE = 4.2 V, and IC = 1.34 mA, the total electrical 
power consumption is 16.51 mW and the light output is 0.25 mW, and thus the maximum 
wall-plug efficiency is 1.51%. As compared with our 850 nm 40 Gb/s error-free 
microcavity laser (aperture ~4 μm), the optical output at I = 3 mA and V = 2.26 V is 0.8 
mW, which gives the wall-plug efficiency of 11.7%. The low wall-plug efficiency of the 
VCTL is mainly from the large threshold current, the large base-emitter resistance and 
 
Figure 3.9. The shift of threshold base current for the VCTL as a function of ambient 
temperature. The threshold current exhibits an exponential increase with increasing 
temperature. 
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additional collector current power consumption. At the same current injection the emitter-
base voltage of a TL is almost twice as much as a p-n junction diode laser, indicating the 
base-emitter resistance is the main issue for low wall-plug efficiency. Especially for emitter 
resistance, it not only causes large BE bias but also a large offset voltage, leading to a 
higher VCE bias required for operating in forward-active region. Based on our LET 
structure, base current IB = 3 mA with VBE = 2.75 V and VCE = 1.5 V is achievable for the 
same aperture. The electrical power consumption reduces to 10.26 mW, a 38% power 
reduction. We project the wall-plug efficiency can increase to 2.45% by assuming the same 
threshold and optical power output. Increase the cavity Q to reduce the current threshold 
to sub-mA is also necessary to further improve the energy efficiency. Note that although 
the collector current output causes additional power consumption, the slow-carrier-swept 
effect can effectively reduce the carrier lifetime and increase the bandwidth. Eventually, 
the energy/data efficiency, denoted as fJ/bit, is more important when evaluating a high 
speed optical transmitter. 
3.2 Hybrid DBR Cavity VCTL  
 The excessive emitter series resistance has caused the VCTL to exhibit large offset 
voltage in the IC-VCE family curve and require a higher VCE bias to operate in the forward-
active mode.  In a VCTL, the stimulated emission is determined by the holes supplied into 
the base via IB, the electron injection from the emitter to the base via the forward-biased 
emitter/base junction (VBE), and the reverse bias on the base/collector junction (VBC) which 
determines the boundary condition at the base/collector junction. In our VCTL 
measurement, the device is biased in common-emitter configuration with IB and VCE bias. 
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VCE is the sum of VCB and VBE, so a higher emitter series resistance leads to a higher VCE 
bias required for the intrinsic HBT to have sufficient bias across the junctions.  
 Figure 3.10 is the electrical and optical family curve of an oxide-confined VCTL 
with a 4.2  4.9 µm2 aperture. Similar to the device shown in Section 3.1, the electrical 
family shows a large VCE offset. The base threshold current (IB_TH) is 1.5 mA, and the 
collector threshold voltage (VCE_TH) is 2.72 V. In Figure 3.10 (a), the yellow lines represent 
where IB is above threshold, but the device does not show stimulated emission yet. This is 
because the intrinsic HBT is still in the saturation mode, i.e. the BC junction is still forward-
biased, and the holes are injected from the base to the collector. When increasing VCE, the 
base/collector junction then becomes reverse-biased, and the holes no longer leak into the 
collector from the base. Thus, a threshold VCE is required in transistor laser operation to 
confine holes in the base via the reverse bias on the base/collector junction.  
To reduce the emitter series resistance, we fabricate a VCTL based on a RCLET 
device. The material structures of the two wafer are very similar; however, the RCLET 
only has four pairs of AlGaAs DBR above the LET structure as the top mirror, so the cavity 
loss is too large to achieve laser operation. The fabrication of the RCLET follows the same 
process as the oxide-confined VCTL. After the RCLET is fabricated, the exposed 
polyimide is remove by O2 plasma, and a dielectric DBR stack is evaporated onto the 
AlGaAs top DBR mesa then lifted off by a bi-layer photoresist lift-off process to form a 
hybrid top DBR mirror. The dielectric DBR stack is made of 11 pairs of SiO2/TiO2. The 
thickness of the λ/4 SiO2 and TiO2 layers are calculated based on their refractive indices at 
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975 nm wavelength, 1.42 and 1.85, and the thickness are 172 and 132 nm, respectively. 
The reflectivity of the dielectric DBR on a GaAs substrate is 98.3% at 975 nm. Figure 3.11 
shows the (a) cross-section schematic and (b) FIB cross section of the VCTL. 
 
Figure 3.10. A 4.2  4.9 μm2 VCTL (reference device) with  25 pairs of 
Al0.12Ga0.88As/Al0.9Ga0.1As top DBR exhibiting a large offset voltage in (a) collector IC-
VCE characteristics and a large collector threshold voltage of 2.72 V in (b) optical L-
VCE characteristics. 
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Figure 3.12 shows the emission spectra at -75 °C of an RCLET and a hybrid-mirror 
VCTL biased at IB = 2.5 mA and VCE = 2 V. The RCLET shows a wide spontaneous 
emission peak at 971.3 nm with a FWHM of 6 nm. On the other hand, the hybrid-mirror 
VCTL shows a sharp stimulated emission peak at 969.68 nm. The inset shows the 
stimulated emission spectrum in logarithmic scale. The cavity dimensions are determined 
from the mode spacing. 
 
Figure 3.11. (a) The cross-section schematic of the hybrid-mirror VCTL. The emitter 
metal (EM) is placed on top of the four pairs of AlGaAs DBR to reduce emitter series 
resistance. Then SiO2/TiO2 DBR is deposited onto the DBR mesa to complete the laser 
cavity. (b) A false colored FIB cross-section image of a hybrid-mirror VCTL.  
 
(a) VCTL : Deposited SiO2/TiO2 Top DBR
(b)
62 
 
 Figure 3.13 shows the (a) collector IC-VCE and (b) L-VCE of the hybrid-mirror 
VCTL at -75 °C. Because of the lower reflectivity of the dielectric DBR, the spontaneous 
recombination in the cavity is not enhanced as much as in a regular VCTL, and thus the 
hybrid-mirror VCTL shows a higher electrical gain (β ~ 0.6 to 1.2) than a regular VCTL 
(β ~ 0.4 to 0.5). The hybrid-mirror VCTL shifts from spontaneous (black) to stimulated 
(red) emission when IB > 1.7 mA and VCE > 1.65 V. Compared to the reference device 
shown in Figure 3.10, the hybrid-mirror VCTL, although with a smaller aperture and thus 
more resistive, still shows a lower threshold VCE, and this is attributed to the reduced 
 
Figure 3.12. The emission spectra of an RCLET (w/o dielectric DBR mirror) and a 
hybrid-mirror (with dielectric DBR mirror) biased at IB = 2.5 mA and VCE = 2 V at -75 
°C. The inset is the hybrid-mirror VCTL’s stimulated emission in logarithmic scale. 
Based on the mode spacing, the aperture dimensions is determined 4  3.3 µm2. 
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emitter resistance by placing the emitter contact on only four pairs of AlGaAs-based DBRs. 
The emitter resistance (RE) can be estimated from the offset voltage difference (ΔVCE_Offset) 
and the corresponding base current span (ΔIB) by RE ~ ΔVCE_Offset /ΔIB. The estimated RE 
for the reference device with a 4.2  4.9 μm2 aperture is 837 Ω at IB = 3 mA with VCE_Offset 
= 3.08 V. As for the hybrid-mirror VCTL with a 4  3.3 μm2 aperture, the estimated emitter 
resistance is reduced to 303 Ω at IB = 3mA with VCE_Offset = 1.39 V. The aperture of the 
hybrid-mirror VCTL is about 64% of the reference device, but its emitter resistance is only 
about 36.2% of the reference device. 
 The hybrid-mirror VCTL exhibits a higher threshold current density due to lower 
cavity Q. The threshold base current densities of the hybrid-mirror DBR and the as-grown 
AlGaAs top DBR VCTLs are 12.9, and 7.2 kA/cm2, respectively. The electrical power 
consumption of a VCTL can be calculated as E C CE B BEP I V I V  . With the original VCTL 
(Figure 3.10) biased at knee voltage and the threshold current IB = 1.5 mA, the 
corresponding measured VCE, VBE, and IC are measured as 2.96 V, 4.26V and 0.74 mA, 
respectively. This gives a total power consumption of 8.98 mW. On the other hand, at 
threshold IB = 1.7 mA, the hybrid-mirror VCTL bias points are: VCE, VBE, and IC of 1.65 
V, 2.65 V and 1.1 mA, respectively. The total power reduces to 6.32 mW, ~ 29.6% power 
reduction.  
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Figure 3.13. (a) The collector IC-VCE and (b) the light L-VCE output characteristics of 
the hybrid-mirror VCTL for IB = 0 – 3 mA. The device shows smaller offset voltage 
increments as compared to the regular VCTL in Figure 3.10. 
 
Hybrid-Mirror VCTL
Hybrid-Mirror VCTL
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3.3 Room Temperature Operation VCTL Design 
 
Figure 3.14. (a) The spontaneous emission spectrum of the VCTL presented in Section 
3.1. (b) The room temperature photoluminescence (PL) spectrum of the VCTL material 
with top DBR and the InGaP emitter removed. 
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In Sections 3.1 and 3.2, we have demonstrated oxide-confined VCTL and reduced 
emitter series resistance by using a hybrid top DBR mirror. However, the VCTLs can only 
show stimulated emission at low temperatures, below -45 ºC, and this can be attributed to 
the mismatch between QW emission and the cavity DBR mirror design. From the VCTL’s 
room temperature spontaneous emission in Figure 3.14 (a), the emission peak is at 979.4 
nm, which is close to the designed 980 nm wavelength. However, further increase in bias 
does not yield laser emission. This indicates that the QWs cannot provide sufficient gain 
at 980 nm, but the spontaneous emission around 980 nm is still enhanced by the resonant 
cavity; also there is a smaller peak at 1010.5 nm which is possibly the true emission peak 
from the QW.   
To confirm the QW emission, we remove the top DBR mirror and the InGaP emitter 
to measure the room temperature photoluminescence (PL) of the wafer. The PL spectrum 
shows a spontaneous emission peak at 1009 nm as shown in Figure 3.14 (b). This confirms 
that the QW emission does not align well with the 980 nm cavity design. Besides the 
possibility of incorrect design, another possible cause of such drastic mismatch is the 
control or the lack of calibration during the epitaxial growth of the material structure. 
Typically, before the growth of the wafers, the QW structure would be grown separately 
to calibrate and confirm that the PL emission peak meets the design specifications, and this 
PL data would be provided by the wafer grower along with the wafers. However, for our 
VCTL material (Lot #603298) grown by EpiWorks Inc., such QW calibration data was not 
provided and could not be retrieved by EpiWorks. Another possible cause is the poor 
control of the InGaAs composition or layer thicknesses during the epitaxial growth. We 
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are able to retrieve another TL wafer’s PL spectrum from EpiWorks, Lot #603929. The 
603929 wafer has the same QW structure as 603298: two 12 nm In0.2Ga0.8As QWs with a 
3 nm GaAs barrier layer. The QW PL spectrum of the 603929 wafer is shown in Figure 
3.15. Given the drastic difference between the two wafers with the same QW structure 
design, it requires further detailed material analysis to truly identify the root cause of this 
mismatch issue.  
For the re-design of the VCTL material, the PL spectrum spontaneous peak should 
be targeted at around 965-970 nm as in a usual VCSEL case considering the red-shift due 
to the temperature increase from current injection. Also, usually an odd number of QWs is 
used to increase the optical confinement factor (Γ) by aligning a peak in the standing wave 
patterns with the well region of the QW structure. Figure 3.16 (a) shows the current VCTL 
 
Figure 3.15. The PL spectrum of the TL wafer (#603929) with the same QW 
composition as the VCTL material: 12 nm In0.2Ga0.8As/ 3 nm GaAs/ 12 nm In0.2Ga0.8As. 
The PL spectrum shows a spontaneous emission peak at 980.1 nm. 
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structure (603298) and the standing wave patterns, the intensity squared of the electric field 
(ε2), in the cavity. Figure 3.16 (b) shows the standing wave patterns and the cavity structure 
around the LET region of the VCTL. As seen, because of the use of 2 QWs, a peak in the 
standing wave patterns aligns with the barrier region, GaAs, of the MQW structure. Other 
design merits such as aligning the oxide aperture with a null in the standing wave patterns 
to reduce photon scattering and DBR mirror doping and composition and doping grading 
schemes should be dealt with later once we have the first room temperature operational 
VCTL. From a room temperature operational device, we will be able to build an equivalent 
circuit model and extract parameters for further material and layout iterations.  
From the current VCTL room temperature spontaneous emission, the DBR mirrors 
and the cavity design are close to the targeted 980 nm emission wavelength, so the same 
top and bottom DBR mirrors and the cavity total thickness are used in this design with a 
minor change in the thickness of the Al0.98Ga0.02As oxide aperture layer to 30 nm as 
commonly seen in a VCSEL. The original Al0.98Ga0.02As is 59.5 nm thick, and because the 
optical confinement is provided by the oxide aperture, the thickness is decreased to reduce 
the photon scattering near the oxide. In the proposed design, a MQW structure in a 
commercial 980 nm VCSEL wafer is referenced. The referenced wafer is grown by IQE 
(Europe) Ltd., and the wafer number is IEGENS-17-7. The MQW structure includes three 
6 nm In0.17Ga0.83As QWs with 4 nm GaAs0.92P0.08 barriers. The GaAs0.92P0.08 barriers are 
tensively strained and used to compensate the compressively strained In0.17Ga0.83As well 
layers. Also, there are other benefits such as increase in the separation between the heavy-
hole and the light-hole subbands for higher differential gain as well as lower transparency 
69 
 
 
 
 
Figure 3.16. (a) The complete VCTL material structure and the normalized field 
intensity (ε2) standing wave patterns in the device. (b) The VCTL structure and the 
standing wave patterns near the n-p-n LET, or the cavity, region.  
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carrier density [46-48]. The PL spectrum for active region calibration during the growth 
process is provided by the vendor as shown in Figure 3.17. The PL peak is at 970.144 nm, 
and it is close to the usual 10 to 15 nm offset between cavity design and PL peak. The 
referenced MQW structure uses GaAs0.92P0.08 layers above and below the first and the third 
QW; however, in the proposed design, we only keep GaAs0.92P0.08 as barrier between the 
first and the second QW and between the second and the third QW. GaAs layers are used 
to sandwich the In0.17Ga0.83As/GaAs0.92P0.08 MQW structure.  
 Figure 3.18 shows the proposed design structure in terms of the material refractive 
index as well as the standing wave patterns in the structure. At first glance, because of the 
higher bandgap GaAsP barrier layers used between the QWs, we are worried that the 
 
Figure 3.17. The PL spectrum of the MQW structure in the referenced commercial 980 
nm VCSEL material. The PL peak is at 970.144 nm which is in the target range of 10-
15 nm offset. 
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corresponding band structure may hinder the electron flow in the base. In a conventional 
VCSEL, there are separate confinement heterostructure (SCH) layers above and below the 
MQW structure to confine the carriers in the intrinsic region. However, in a LET structure, 
the QWs are buried in the base, and to maintain fast operation of a transistor, no SCH 
structures are used to confine or trap the carriers to slow down the carrier dynamics. To 
verify the change in band structure in the base by using GaAs0.92P0.08 as QW barrier, we 
simulate the band diagram near the LET region of the proposed structure as shown in 
Figure 3.19. As seen in the simulated band diagram, the majority of the increase band 
discontinuity by using GaAs0.92P0.08 goes into the valance band instead of the conduction 
band, and thus this change in QW barrier does not block the electron flow in the base. To 
compare, we also simulate the band structure with GaAs barriers between the QWs as 
shown in Figure 3.20. In the case with GaAs0.92P0.08 barrier in the QW, the barrier-to-well 
energy difference is about 0.15 eV, and with GaAs barrier, the barrier-to-well energy 
difference is 0.147 eV in the conduction band. In the valance band, the difference is about 
0.175 eV for GaAs0.92P0.08 barrier and 0.113 eV for GaAs barrier. The increase band offset 
may help carrier confinement to reduce thermal sensitivity. With GaAs barriers between 
the wells, the emission spectrum and the gain spectrum are expected to show a slight red-
shift [46]. In addition, we also simulate the standing wave patterns in the cavity with GaAs 
barrier between the QWs to confirm the positioning of the MQW structure. As shown in 
Figure 3.21, a peak in the standing wave patterns in aligned with the center QW. 
In each design, although the total LET structure is kept at the same thickness, the 
thickness of the layers are adjusted to accommodate the different MQW structure and to 
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align the QWs with a peak in the standing wave patterns. Because of the odd number of 
QWs, i.e. three QWs, a peak of the standing wave patterns is now aligned with the center 
well instead of the barrier as in the proposed structure.  
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Figure 3.18. (a) The complete proposed VCTL structure with GaAs0.92P0.08 QW barriers 
and the normalized field intensity standing wave patterns. (b) The proposed VCTL 
structure and the standing wave patterns near the n-p-n LET region. 
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Figure 3.19. The proposed VCTL structure with GaAs0.92P0.08 barrier between 
In0.17Ga0.83As QWs. 
 
Figure 3.20. The proposed VCTL structure with GaAs barrier between In0.17Ga0.83As 
QWs. 
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Figure 3.21. (a) The complete proposed VCTL structure with GaAs QW barriers and 
the normalized field intensity standing wave patterns. (b) The VCTL structure and the 
standing wave patterns near the n-p-n LET region. 
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3.4 Summary 
We first demonstrate the oxide-confined VCTL with lateral-feeding design and trench 
open selective oxidation process. The lateral-feeding design is used to reduce the extrinsic 
base resistance by placing the base contact close to the cavity, and the trench open selective 
oxidation process is used to eliminate the unwanted recombination underneath the emitter 
contact. The oxide aperture is formed by two oxidation steps. The first oxidation is 
performed after the ICP etching for the top DBR mesa, and the second oxidation is done 
after trench ICP etching. However, from the electrical IC-VCE family curve, we can observe 
large offset voltage which is caused by the emitter series resistance from the top DBR 
mirror. To reduce the emitter resistance, we then fabricate the hybrid-mirror VCTL based 
on a RCLET structure. The emitter contact is placed on top of 4 pairs instead of 25 pairs 
of DBR, and the emitter series resistance is successfully reduced. The lower emitter series 
resistance reduces the VCE threshold for the transistor laser to operate in forward-active 
mode and allows for lower electrical power consumption. In a VCTL, the emitter resistance 
is much higher compared to an edge-emitting TL, which causes the increased collector 
offset voltage. It becomes especially challenging in realizing small cavity VCTLs since the 
emitter resistance increases with a decrease in the aperture dimensions. Because of the 
mismatch between the cavity design and the MQW emission, the VCTL is only able to 
show laser operation at low temperatures, below -45 ºC. We measure the PL spectrum of 
the MQW which shows a peak at 1009 nm. Then a VCTL structure is proposed for room 
temperature operation. The MQW structure in the proposed design is based on a 
commercial 980 nm VCSEL structure which shows a PL peak at 970.144 nm. The same 
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cavity design and DBR mirrors are used because of the room temperature spontaneous 
emission peak is near 980 nm in the current VCTL. However, the thickness of the layers 
are adjusted to accommodate the referenced MQW structure. Standing wave patterns in the 
proposed structure are simulated to verify the positioning of the MQW structure. A peak 
of the standing wave patterns is aligned with the center QW to ensure an optimal optical 
confinement factor in the structure.  
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4. CONCLUSION AND FUTURE WORK 
A conclusion for the research progress detailed in Chapters 2 and 3 is first given in this 
chapter, and then potential future work to further optimize the performance of VCSELs 
and VCTLs is proposed. 
4.1 Energy-Efficient High Speed 850 nm VCSEL for above 50 Gb/s Error-Free 
Transmission  
 In Chapter 2, we first demonstrate that a microcavity VCSEL is able to show single-
mode operation and high bandwidth due to reduced effective active region volume by a 
small aperture. However, a small oxide aperture leads to a higher device resistance and a 
lower optical output. A high resistance causes impedance mismatch to the standard 50-Ω 
high speed system, and a low optical output will further reduce the OMA. The microcavity 
VCSEL described in Section 2.1 shows a bandwidth of 22.5 GHz; however, due to its small 
cavity, the VCSEL is not able to pass the BER test for error-free transmission at 40 Gb/s. 
We demonstrate 40 Gb/s error-free transmission with a VCSEL with a ~4 µm oxide 
aperture. Compared to a microcavity VCSEL with an oxide aperture < 3 µm, the ~4 µm 
device is able to show a lower resistance and a higher optical power to facilitate the high 
speed data transmission.  Then, we fabricate a VCSEL with 5 InGaAs QWs and a 0.5-λ 
cavity design. The five QWs help the device to achieve a higher optical power and a higher 
slope efficiency. The five QWs also increases the differential gain and combined with a 
short 0.5-λ cavity, the device is able to show a bandwidth of 29.2 GHz and 57 Gb/s error-
free transmission at 25 ºC. At 85 ºC, the device shows a bandwidth of 24.5 GHz and 50 
Gb/s error-free transmission. Both 57 Gb/s at 25 ºC and 50 Gb/s at 85 ºC error-free 
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transmission are, to our knowledge, the highest reported to date without using electrical 
circuit such as equalization to enhance the device’s data-transmitting capability.    
To further improve the high speed performance, photon lifetime tuning techniques 
can be incorporated. The device presented in Section 2.3 does not incorporate post-
fabrication process for photon lifetime tuning. Post-fabrication top DBR shallow etching 
has been demonstrated on 850 nm VCSELs to reduce photon lifetime and improve the 
modulation bandwidth and the optical output intensity [29, 30]. However, an etching 
technique may have uniformity issues across a sample or wafer as well as raise concerns 
for reliability. Another approach that can be used is depositing dielectric material such as 
SiNx to tune the photon lifetime. In both cases, careful theoretical calculation and process 
calibration should be done to accurately tune the photon lifetime.  
4.2 Toward High Speed Room Temperature VCTL  
 In Chapter 3, we first demonstrate the first VCTL with oxide-confinement, and the 
lateral-feeding design is used to place the base contact metal closer to the cavity to reduce 
the base resistance. However, we observe a large collector offset voltage indicating 
excessive emitter series resistance from the top DBR mirror. Then, we fabricate a VCTL 
with a hybrid, AlGaAs and SiO2/TiO2, top DBR mirror to reduce the emitter series 
resistance and thus the collector offset voltage. Yet, due to the mismatch between the QW 
emission and the cavity design, the device is only able to show laser output below -45 ºC. 
To verify, we remove the top DBR stack and the InGaP emitter to measure PL of the MQW 
structure in the base. The PL spectrum shows a peak at 1009 nm which is the cause for our 
VCTL’s inability to show laser output at room temperature. A new VCTL structure is then 
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proposed to incorporate a different MQW structure for room temperature operation. Based 
on the room temperature spontaneous emission spectrum of the current VCTL which shows 
a peak at 979.4 nm, we keep the same cavity and DBR mirror design. The new MQW 
structure shows a PL peak around 970 nm, and it is composed of three InGaAs QWs with 
GaAsP strain-compensating barrier layers. To properly place the MQW structure, we 
simulate the standing wave patterns in the proposed structure to verify a peak in the 
standing wave patterns is aligned with the center QW for optimal optical confinement.  
 Once room temperature operation is achieved in a VCTL, further material iterations 
and mask layout variations can be made based on the measured DC and RF data to further 
optimize and improve the performance of the device. In terms of device layout and 
structure, one problem observed in the current device is the excessive series resistance from 
the top DBR mirror, and a process such as depositing the emitter metal contact on a 
partially etched DBR stack to reduce the resistance can be developed. Also, a device with 
a circular-shaped cavity and lateral-feeding design can improve the injecting current 
uniformity as well as the coupling between the optical output and the optical fiber. As for 
material design, we can further design a VCTL structure for an 850 nm emission 
wavelength for Datacom applications. A more advanced DBR design such as secondary 
parasitic reduction oxide layers and the use of AlAs layers for higher thermal conductivity 
can also be included later. 
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